QCA Design of Encoder for Low Power Memory Applications

A decoder is important component of memory, for address decoding and encoding. The size of Complementary Metal Oxide Semiconductor (CMOS) transistor keeps shrinking to increase the density on chip in accordance with Moore’s Law. The scaling affects the device performance due to constraints like heat dissipation and power consumption. A Quantum dot Cellular Automata (QCA) is an alternative to CMOS.QCA offers higher speed, lower power consumption and higher density. In non reversible gates some amount of power loss is involved. Interest in reversible logic offers reduced heat dissipation and increases the speed. It is a new transistor-less computation in nanotechnology. In this project propose a reversible gate based decoder architecture. It provides reversibility and area minimization. QCA designer tool has been used to validate the performance of reversible decoders.